

Fig. 1A





Fig. 1B

Fig. 2



The diagram illustrates the live-in values of a variable `p` across different code blocks. The blocks are arranged in a sequence, with the first block being the **INITIATION INTERVAL** and subsequent blocks labeled **1**, **2**, **3 to N**, **N+1**, and **N+2**.

INITIATION INTERVAL: Contains instructions `mov pr.rot = 0x10000` and `mov EC = 2`. An arrow labeled **LIVE-IN VALUES** points from this block to the first block.

Block 1: Contains instructions `...`, `...`, and `...`. The live-in values for `p` are `cmp p20`, `...`, and `...`.

Block 2: Contains instructions `cmp p20`, `...`, and `...`. The live-in values for `p` are `...`, `...`, and `...`.

Block 3 to N: Contains instructions `...`, `(p21) cmp p17`, and `...`. The live-in values for `p` are `cmp p20`, `...`, and `...`.

Block N+1: Contains instructions `...`, `...`, and `...`. The live-in values for `p` are `...`, `(p21) cmp p17`, and `...`.

Block N+2: Contains instructions `...`, `...`, and `...`. The live-in values for `p` are `...`, `...`, and `...`.

370
 mov pr.rot = 0x10000
 mov EC = 2
 ...
 ...
 ...
 (p17) br.wexit
 380
 ...
 ...
 ...
 (p17) br.wexit
 390
 ...
 (p21) cmp p17 ...
 ...
 (p17) br.wtop
 ...
 cmp p20 ...
 ...
 ...




Fig. 3B




Fig. 4B

Copyright © 2000 Intel Corporation. All rights reserved. Intel, the Intel logo, and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Other brands and product names are trademarks of their respective owners.




Fig. 4A




Fig. 5




Fig. 6




Fig. 7




Fig. 8